EV026160720US

EL169866954

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Method Of Depositing Polysilicon, Method Of Fabricating A Field Effect Transistor, Method Of Forming A Contact To A Substrate, Method Of Forming A Capacitor

INVENTORS

Michael Nuttall Er-Xuan Ping Yongjun Jeff Hu

ATTORNEY'S DOCKET NO. MI22-821

8

10

11

13

14

15

16

17

18

19

20

21

22

23

24

METHOD OF DEPOSITING POLYSILICON, METHOD OF FABRICATING A FIELD EFFECT TRANSISTOR, METHOD OF FORMING A CONTACT TO A SUBSTRATE, METHOD OF FORMING A CAPACITOR

TECHNICAL FIELD

This invention relates to methods of depositing polysilicon, to methods of fabricating field effect transistor, to methods of forming contacts to substrates and to methods of forming capacitors.

BACKGROUND OF THE INVENTION

Device geometry continues to shrink in semiconductor circuitry For example, field effect transistor gate width is now fabrication. commonly below one micron and source/drain junction depth 1000 Angstroms or less. A challenge in such constructions is to reduce parasitic source/drain serial resistance while maintaining low source/drain Such resistance can be reduced by providing a thicker diode leakage. salicide over the source/drain.\ Such is typically provided by depositing typically comprises source/drain which on the metal layer monocrystalline silicon. A subsequent anneal causes a reaction which consumes a portion of the silicon to form the silicide. However, large consumption of silicon to form the desired thicker salicide results in the salicide/junction interface being very close to the base of the junction.

PAT-USIAP-00

1-

this causes source/drain diode leakage current to the substrate to increase.

Raised or elevated source/drain constructions in field effect transistors can be utilized to minimize or reduce the amount of silicon consumed in forming a silicide portion of a substrate contact. Further, raised source/drain constructions can provide desired field effect transistor constructions independent of the silicide contact which is typically formed. For example, raised source/drain transistors are commonly uses in logic device applications where device speed is an important factor.

Elevated source/drain constructions are typically formed in the prior art by selectively growing epitaxial monocrystalline silicon atop the silicon junction regions. Such is typically accomplished in costly epitaxial reactors operating under ultra high vacuum (UHV), for example at vacuum pressures of the order of 0.001 mTorr. Violette et al., "Low temperature selective silicon epitaxy by ultra high vacuum rapid thermal chemical vapor deposition using Si₂H₆, H₂ and Cl₂", Applied Physics Letter 68(1), pp.66-68, January 1, 1996 disclose a selective epi silicon deposition process occurring at 800°C and 30mTorr or less.

It would be desirable to improve upon these and other prior art processes of selectively forming silicon over silicon substrates. Although motivated from this objective, the artisan will appreciate other applicability of the disclosed technology, with the invention only being

1-

limited by the accompanying claims appropriately interpreted in accordance with the Doctrine Of Equivalents.

SUMMARY OF THE INVENTION

In but one aspect of the invention, a method of depositing polysilicon comprises providing a substrate within a chemical vapor deposition reactor, with the substrate having an exposed substantially crystalline region and an exposed substantially amorphous region. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the crystalline region and not the amorphous region.

In another aspect a method of fabricating a field effect transistor on a substrate comprises forming a gate dielectric layer and a gate over semiconductive material. Doped source/drain regions are formed within semiconductive material laterally proximate the gate. Substantially amorphous insulating material is formed over and laterally proximate the gate. The substrate is provided within a chemical vapor deposition reactor. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the source/drain regions and not on

1-

substantially amorphous material, and forming elevated source/drains on the doped source/drain regions.

In but another aspect, a method of forming a contact to a substrate comprises forming substantially amorphous insulating material over a substrate node location. A contact opening is etched through the amorphous insulating material over the node location. The node location is provided to comprise an outwardly exposed substantially crystalline surface. The substrate with outwardly exposed substantially crystalline node location surface is provided within a chemical vapor deposition reactor. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the outwardly exposed crystalline node location surface and not on the insulating material.

An aspect of the invention also comprises forming a capacitor. In one implementation, a substrate is provided within a chemical vapor deposition reactor. The substrate has an exposed substantially crystalline region and an exposed substantially amorphous region. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the crystalline region and not the amorphous region, and the polysilicon is formed into a first capacitor electrode. A capacitor dielectric layer is formed over the polysilicon. A second capacitor electrode is formed over the capacitor dielectric layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic view of a semiconductor wafer fragment at one process in accordance with the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that depicted by Fig. 1.

Fig. 3 is an alternate view of the Fig. 1 wafer fragment at an alternate processing step subsequent to that depicted by Fig. 1.

Fig. 4 is a diagrammatic view of an alternate embodiment semiconductor wafer fragment at a processing step in accordance with an aspect of the invention.

Fig. 5 is a view of the Fig. 4 wafer fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a diagrammatic sectional view of yet another alternate embodiment wafer fragment at a processing step in accordance with an aspect of the invention.

Fig. 7 is a diagrammatic sectional view of still another alternate embodiment wafer fragment at a processing step in accordance with an aspect of the invention.

Fig. 8 is a view of the Fig. 7 wafer fragment at a processing step subsequent to that shown by Fig. 7.

3

5

6

8

9

10

11

12

13

14

15

16

alternate embodiment another vie w of an is yet semiconductor wafer fragment at a processing step in accordance with an aspect of the invention.

Fig. 10 is a view of the Fig. 9 wafer fragment at a processing step subsequent to that depicted by Fig. 9.

Fig. 11 is a view of the Fig. 9 wafer fragment at a processing step subsequent to that depicted by Fig. 10.

Fig. 12 is a view of the Fig. 9 wafer fragment at a processing step subsequent to that depicted by Fig. 11.

still another view of an alternate embodiment Fig. 13 semiconductor wafer fragment at a processing step in accordance with an aspect of the invention.

Fig. 14 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that depicted by Fig. 13.

Fig. 15 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that depicted by Fig. 14.

18 19

20

21

22

23

MI22-821.P04 A2T9801221406N

3

5

6

8

11

13

15

18

19

20

21

22

23

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In the prior art, polysilicon is typically deposited by chemical vapor deposition utilizing precursor gases, such as silane. Typical deposition temperatures are from 500°C to 625°C at a pressure ranging from 50 mTorr to 1 Torr. Deposition temperatures less than about 550°C result in an amorphous deposition while deposition temperatures greater than 550°C result in a polycrystalline deposition. Regardless, the deposition typically results in a uniform, conformal layer of silicon atop the semiconductor substrate.

Referring to Fig. 1, a semiconductor wafer in process is indicated generally with reference numeral 10. Such comprises, for example, a bulk monocrystalline silicon substrate 12 having an exposed insulating dielectric layer or region 14 associated therewith, such as SiO2 or Monocrystalline silicon 12 presents an exposed substantially crystalline region 16, while all of the illustrated dielectric material 14 constitutes an exposed substantially amorphous dielectric material region as depicted in Fig. 1. In the context of this document, "substantially respective the "substantially amorphous" refer to crystalline" and attributes at greater than 90% of the exposed material at its exposed For example, an exposed substantially crystalline region will surface.

1-

have its exposed surface having at least 90% crystallinity, while an exposed substantially amorphous region will have its exposed surface being at least 90% amorphous. Also in the context of this document, "predominately" means greater than 50%.

Further in the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Referring to Fig. 2, wafer 10 is provided within a chemical vapor deposition reactor. Preferably, the wafer has been subjected to a native oxide strip, such as by using an HF dip, immediately prior to placement with the reactor. A gaseous precursor comprising silicon is fed to the reactor under conditions effective to substantially selectively deposit a polysilicon layer 18 on crystalline region 16 and not on amorphous region 14. In the context of this document, "substantially selective" or "substantially selectively" denotes deposition over one region as compared to another to a thickness ratio of greater than 5:1. An example and preferred reactor is a hot wall low pressure chemical vapor deposition reactor, with the processing conditions being void of plasma generation.

3

5

6

8

9

10

11

12

13

14

15

16

17

18

20

21

22

23

Alternately, plasma can be utilized. Exemplary and suitable conditions within the reactor comprise a temperature of greater than or equal to about 650°C and a pressure less than or equal to about 100 mTorr. A preferred upper temperature limit is 850°C. Also preferably, pressure is greater than 30 mTorr and temperature is less than 800°C during deposition, thus overcoming the extreme low pressure/high temperature environments (and thus costs associated therewith) of the prior art epitaxial silicon deposition processes. Accordingly in one implementation, the invention enables use of conventional, lower cost deposition furnaces instead of the ultra high vacuum rapid thermal epi reactors.

Example preferred silicon precursors include silanes, including Specific examples include SiH₄, Si₂H₆, and SiCl₂H₂. chlorosilanes. However most preferably, the deposition conditions are void of feeding chlorine containing gas to the reactor thus eliminating any tendency of substrate being etched during the selective deposition. The invention was reduced to practice utilizing an vertical hot wall LPCVD reactor holding 100 wafers. The feed gas was SiH₄ at 50 sccm, with the atmosphere within the reactor during processing consisting entirely or essentially of such gaseous silane precursor. Temperature during processing was 700°C, with pressure being substantially maintained at An exemplary broader range for gas flow is from about 70 mTorr. Under such conditions, near 100% 20 sccm to about 1000 sccm. selectivity in the deposition was achieved (i.e., essentially no deposition

. 6

1-

over region 14) during deposition of the first 1500 Angstroms of polysilicon. Above this thickness, polysilicon began to deposit on region 14, which comprised undoped SiO₂. Modifying process conditions by one or both of raising temperature and lowering pressure will have greater improvement on selectivity as a function of thickness. Regardless, such reduction-to-practice example conditions in the subject reactor do have significant utility, as present and future generations of semiconductor wafer fabrication comprises deposition of polysilicon layers to less than 1000 Angstroms.

Atternate exposed crystalline surfaces, by way of example only, utilizable in the context of the invention include silicides (such as TiSi_x and WSi₄), crystalline dielectrics (such as barium strontium titanate and Ta₂O₅), aluminum, copper, aluminum-copper alloys, tungsten, and other crystalline metals or metal-like materials. Selectivity in the deposition in expected to be greatest where the reactor atmosphere during the time period of deposition is substantially void of a gas comprising a conductivity enhancing dopant, or other gases, although conductivity enhancing gases (such as B₂H₆) are expected to provide functional selectivity in accordance with the invention.

An alternate considered embodiment is described with reference to Fig. 3 which illustrates a semiconductor wafer fragment 10a. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix "a" or with

3

5

. 6

8

9

10

11

12

13

14

15

16

1-

18

19

20

21

22

23

different numerals. In this example, materials 12a (and correspondingly exposed region 16a) and 14a can be considered as presenting exposed predominately amorphous regions, and predominately crystalline Such regions could also constitute exposed substantially crystalline and substantially amorphous regions, respectively. chemical vapor deposition reactor, a gaseous silicon precursor is fed under conditions effective to deposit a polysilicon layer 18a on both the exposed crystalline and amorphous regions. Polysilicon layer 18a has a region 19 within the previously exposed at least predominately crystalline region 16a and a region 20 over the exposed at least predominately Deposited polysilicon region 19 has a greater amorphous region. thickness than deposited polysilicon region 20. Region 20 can be subsequently removed if desired.

In accordance with the reduction to practice example, such was achieved with a silane flow rate at 50 sccm with reactor temperature and pressure during processing being maintained at 700°C and 70 mTorr, respectively, when the thickness of region 18a reached about 1500 Angstroms. In such reduction-to-practice example, exposed region 16a was substantially crystalline and region 14a was substantially amorphous. Modifying deposition conditions by one or both of lowering temperature and raising pressure will result in lowering of the threshold thickness upon which appreciable deposition begins relative to the exposed amorphous region. Further, modifying crystalline/amorphous

2

3

5

, 6

8

9

10

11

12

13

14

15

15

17

18

19

20

21

22

23

content of the exposed surface(s) by reducing the degree of crystallinity below 90% in region 16a and reducing amorphous content to below 90% in region 14a would further impact by lowering the threshold thickness limit where appreciable polysilicon begins to develop on the exposed predominately amorphous region.

The invention can have applicability, for example, in fabrication of field effect transistors, such as will now be described with reference to Figs. 4 and 5. Fig. 4 illustrates a semiconductor wafer fragment 24 comprised of a bulk monocrystalline silicon substrate 26 having isolation regions 28 formed therein. A gate construction 30 is provided centrally between isolation regions 28. Such comprises a gate dielectric layer 32 and a gate 34 provided thereover. Gate 34 preferably comprises a silicide layer over a polysilicon layer. Substantially amorphous insulating material, such as Si₃N₄ in the illustrated form of anisotropically etched is provided over and laterally sidewall spacers 36 and cap 38, proximate gate 34, with the illustrated gate construction 30 being Doped semiconductive material 26. provided over regions 40 and 42 are formed within semiconductive material 26 laterally proximate the illustrated gate.

Referring to Fig. 5, wafer 24 has been provided within a chemical vapor deposition reactor and processed as described above effectively to substantially selectively deposit polysilicon on source/drain regions 40 and 42, and not on the substantially amorphous material of regions 28,

3

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

36 and 38. Elevated source/drain regions 44 and 46 are formed on doped source/drain regions 40 and 42, respectively. An example and preferred thickness for the entirety of each region 40/44, and 42/46 is 500 Angstroms. As an alternate example, doping to fully form regions 40 and 42 could occur after provisions of elevated regions 44 and 46.

Fig. 6 illustrates exemplary alternate processing relative to a wafer fragment 24a. Like numerals from the Figs. 4 and 5 embodiment are utilized where appropriate, with differences being indicated with a suffix "a", or with different numerals. Wafer fragment 24a is the same as that depicted in Fig. 4, and additionally includes formation of a substantially amorphous insulating material layer 48 (for example such as SiO_2 , doped or undoped, or Si_3N_4) thereover. Openings 50 and 52 have been etched through amorphous insulating material layer 48 over the illustrated source/drain regions to expose such regions, while leaving the gate protectively covered with amorphous insulating material. Processing would then continue as described above with respect to Fig. 5, with the elevated source/drain regions forming as described above (not shown in Fig. 6). Such processing might be desired where other portions of the wafer are desired to be masked during the substantially selective polysilicon deposition, or where polysilicon growth is desired on less than all of the exposed source/drain regions or other crystalline material regions which would be exposed but for provision of layer 48:

24

i-

Further exemplary processing is next described with reference to Figs. 7 and 8 relative to a wafer fragment 60. Such comprises a crystalline substrate 62 having a conductive diffusion region 64 formed therein. In this example, the crystalline silicon is monocrystalline silicon, but other substrates could be utilized where the node location of interest is polycrystalline silicon. Region 64 constitutes a substrate node location to which electrical contact is desired. A substantially amorphous insulating material layer 66 is formed over substrate node location 64, and a contact opening 68 is etched through such material over node location 64, and in this example, all the way to the crystalline silicon of node location 64.

Referring to Fig. 8, substrate 60 has been provided within a chemical vapor deposition reactor and processing conducted, as for example as described above, effectively to substantially selectively deposit polysilicon 70 within contact opening 68 on crystalline silicon of node location 64, and not on insulating material 66.

Further alternate processing is described with reference to Figs. 9-12 with respect to a semiconductor wafer fragment 72. Like numerals from the first described embodiment have been utilized where appropriate with differences being indicated with the suffix "a" or with different numerals. Wafer fragment 72 appears as wafer fragment 60 of Fig. 7 at a processing step immediately subsequent thereto.

PAT-USVAP-00

3

4

5

6

8

0

10

11

12

13

14

15

16

1-

18

19

20

21

22

Specifically, wafer fragment 72 includes a deposited metal layer 74, such as Ti or W.

Referring to Figs. 10 and 11, wafer fragment 72 has been subjected to, for example, conventional SALACIDE processing to form a silicide region 76 at the base of contact opening 68. Metal layer 74 is thereafter stripped (Fig. 11) to leave silicide region 76 at the base of contact 68. Such provides a node location at the base of contact 68 which, in this example, comprises an outwardly exposed substantially crystalline surface in the form of a silicide.

Referring to Fig. 12, wafer fragment 72 has been provided within a chemical vapor deposition reactor and conditions provided to be effective to substantially selectively deposit polysilicon 80 on the outwardly exposed silicide node location surface and not on insulating material 66.

Further alternate processing is next described with reference to Figs. 13-15 regarding methods of forming a capacitor. Fig. 13 illustrates a semiconductor wafer fragment 81 comprised of bulk monocrystalline silicon 82 having a diffusion region 83 formed therein. A layer of A contact is formed thereover. amorphous silicon dioxide 84 region opening 86 is etched through layer diffusion 84 to Opening 86 is plugged with a crystalline material 87, such as conductive polysilicon, and planarized relative to layer 84.

24

5

8

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

Referring to Fig. 14, substrate 81 has been placed within a chemical vapor deposition reactor and processed as described above to selectively deposit polysilicon 88 over crystalline material 87. Polysilicon 88 can be further processed, such as by patterning, to form a desired first capacitor electrode shape if the initial deposition is not as desired. Referring to Fig. 15, a capacitor dielectric layer 89 is deposited followed by deposition of a second capacitor electrode layer 90 to form Such can be formed by conventional or other a capaciton 93. processing. For example, techniques of the invention as described above can be utilized to selectively deposit second capacitor electrode layer 90 on dielectric layer 89 where such is fabricated to be crystalline. example, barium strontium titanate and Ta2O5 are exemplary crystalline capacitor dielectric layer materials. Such material can be deposited over first capacitor electrode 88 patterned if desired to provide exposed amorphous material and the crystalline material 89 where desired, and

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or

a selective deposition as described above then conducted.

PAT-USIAP-00

. 2

modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

MI22-821.P04 A2T9801221406N

PAT-USLAP-00